A silicon enclave within a Tamper Resistant Chip (TRC) or a System on Chip (SoC) that supports the security and tamper resistance requirements for a Primary Platform.